SPINTRONIC IC DESIGN

Overview

The team is dedicated to the evaluation of the benefits of using magnetic devices in Integrated Circuits (ICs). It is expected that integrating non-volatility in ICs could contribute to push forward the incoming limits in the microelectronics scaling. This work includes integrating the magnetic devices in standard design tools, design hybrid circuits and evaluate their performance for various applications. The unique combination of advantages of spintronics devices (non-volatility associated with high speed and endurance, analogue capabilities, well controlled stochastic behavior…) allows intrinsically mixing the memory and logic functionalities (in Memory Computing). This opens the way towards new computing paradigms, beyond the standard Von-Newman architecture of computing systems. The most interesting applications addressed in the team are described below.

Research topics

Hybrid CMOS/Magnetic design flow

Designing hybrid circuits requires integrating the magnetic devices in the standard design flow of microelectronics. This includes compacts models for electrical simulations, technology files including the magnetic back-end and libraries of Standard Cells for digital design.

Low-power logic circuits

One issue related to microelectronics scaling is the increasing standby power, due to leakage currents. Introducing non-volatility in circuits allows easing the power gating technique, which consists in cutting-off the power supply of inactive blocks to save leakage.

Artificial intelligence

Spiking Neural Networks are seen as a Key building block for strongly improving the energy efficiency of current AI applications and opening up new possibilities (in terms of unsupervised learning, recurrent networks, probabilistic inference, etc.). The scientific challenges to be tackled are the following: the first one is to define power-constrained learning and inference algorithms (online, supervised, unsupervised, probabilistic, etc.). The second one is to design a scalable and flexible SNN architecture, adaptable to the different above-mentioned algorithms, and fabricate that circuit in hybrid nanoscale CMOS and NVM technology, enabling very dense synaptic density. The last objective is to derive a principled toolchain for the algorithm, design, development, and integration of spiking neural networks for future adoption in industrial health and automotive embedded applications.

IC Reliability : Hardware security

While STT MRAM can be beneficial for hardware security (taking advantage of its stochastic behavior for cryptography for instance), it also presents some specific failures mechanisms that has to be studied to take the appropriate countermeasures.

IC Reliability : Radiation hardening

The intrinsic hardness to radiations of the magnetic devices make them a good candidate to be embedded in circuits for space applications. It can be advantageously combined with other hardening technologies or design techniques targeting space applications.

The team

Projects

Present

SPINFROST, ANR (2023-2026) – Design of ferroelectric spintronic architectures for ultra-low power memories, post-CMOS logic and neuromorphic computing
PEPR-ELEC, ANR (2022-2027) – Programmes et Equipements Prioritaires de Recherche Electronique
MISTRAL, ANR (2019-2024) – MRAM/CMOS Hybridization to secure cryptographic algorithms
CARMEM, 80|PRIME – CNRS (2021-2024) – Modèles de Caractérisation par Apprentissage pour la Qualité des Technologies de Mémoires Émergentes
QUALMEM, ANR (2023-2026) – Quality Assurance of Advanced and Emerging Memory Technologies by Using Machine Learning

Former members

Permanent Staff

Christophe LAYER : Research scientist
François DUHEM: Research scientist

Post-docs

Chadi AL KHATIB (2021-2023)
Pablo ILHA VAZ (2022-2022)
Ghislain TAKAM TCHENDJOU (2020-2021)
Pierre VANHAUWAERT (2014-2017)
Eldar ZIANBETOV (2014-2017)
Kotb JABEUR (2013-2017)
Virgile JAVERLIAC (2013-2014)
Fabrice BERNARD-GRANGER (2013-2014)
Yun YANG (2012-2013)
Abdelilah MEJDOUBI (2010-2012)

PhD

Odilia COI (supervised by G. Di Pendina, D. Dangla and L. Torres) (2018-2021)
Antoine HERAUD (supervised by Lorena ANGHEL and Alexandre VALENTIAN) (2020-2022)
Etienne BECLE (supervised by Lorena ANGHEL, G. PRENAT and I.L. Prejbeanu) (2019-2021)
Mounia KHARBOUCHE (supervised by G. Di Pendina, R. Wacquez and J.M. Portal) (2016-2019)
Rana ALHALABI (supervised by G. Di Pendina, E. Nowak and L. Prejbeanu) (2016-2019)
Jeremy LOPES (supervised by G. Di Pendina, E. Beigne, D. Dangla and L. Torres) (2014-2017)
Erya DENG (supervised by G. Prenat and L. Anghel) (2014-2017)
Olivier GONCALVES (supervised by G. Prenat and B. Dieny) (2009-2012)
Wei GUO (supervised by G. Prenat and B. Dieny) (2006 – 2010)
Mourad El BARAJI (supervised by G. Prenat and B. Dieny) (2007-2009)

Engineers

Stephane GROS (2013-2014)
Pierre PAOLI (2013-2014)

Former projects

NV-APROC, ANR (2019-2023) – MRAM-based Non-volatile Asynchronous Processor
SPINBRAIN (2020-2022) – Spintronic-based Neural Network
HANS, UGA (2019-2022)
GREAT, H2020 (2016-2019)
MASTA, ANR (2016-2019)
ELECSPIN, ANR (2016-2020) – Electric-filed control of spin-based phenomena
NOVELASIC, CEA-nanosciences (2015)
MAD, CEA internal (2014-2018)
SPOT, H2020 (2012-2015)
MARS, ANR (2012-2015)
DIPMEM, ANR (2012-2015)
HYMAGINE, ERC Advanced grant (2010-2015)

Recent news

PhD defense – Hybridation CMOS/STT-MRAM des circuits intégrés pour la sécurité matérielle de l’Internet des Objets (November 28th, 2019)
On Monday 9th of Decembre at 13h30 Mounia KHARBOUCHE-HARRARI, will defend her thesis, jointly carried out by IM2NP, CEA-Tech and SPINTEC, entitled : « Hybridation CMOS/STT-MRAM des circuits intégrés pour la sécurité matérielle de l’Internet des ...
Seminar – CMOS-compatible materials and processes for spintronic applications in 300mm R&D (October 21st, 2019)
On Wednesday October 23 at 14:00 we have the pleasure to welcome Maik Wagner-Reetz from Fraunhofer IPMS, Dresden. He will give us a seminar at CEA/SPINTEC, Bat 1005, room 445 entitled : CMOS-compatible materials and processes ...
Seminar – Dynamics and oscillations in spintronic neural nets (October 03rd, 2019)
On Thursday October 17 at 11:00 we have the pleasure to welcome Julie Grollier from Unité Mixte de Physique CNRS/Thales. She will give us a seminar at CEA/SPINTEC, Bat 1005, room 434A entitled : Dynamics and ...
Masters thesis projects for Spring 2020 (September 30th, 2019)
You find here the list of proposals for Master-2 internships to take place at Spintec during Spring 2020. In most cases, these internships are intended to be suitable for a longer-term PhD work. Interested Master-1 ...
High-density SOT-MRAM memory array based on a single transistor (September 18th, 2019)
Spin Orbit Torque Magnetic RAM (SOT-MRAM) approach represents a new way to overcome Spin Transfer Torque (STT) memory limitations by separating the reading and the writing paths. It is particularly interesting for high-speed applications that do ...